

➤ FPGAs e SoCs

De monstros à solução no edge

João Dullius
BP&M

O palestrante



João Dullius

BP&M Representações


joaodullius@bpmrep.com.br

- Engenheiro de Aplicações
 - Processamento Embedded
 - FPGAs



- **Industry Trends**
- **The Monster**
- **The Solution**
- **What about Rhinos?**

➤ Industry Trends



Interested in Everything



VoT - Video of Things



VoT - Video of Things



VoT - Video of Things




VoT - Video of Things



VoT - Video of Things



VoT - Video of Things




VoT - Video of Things

Resolution	H.264	MJPEG
1MP (1280*720)	2 Mbps per camera	6 Mbps per camera
2MP (1920*1080)	4 Mbps per camera	12 Mbps per camera
5MP (2560*1960)	10 Mbps per camera	30 Mbps per camera
4K (3840*2160)	18 Mbps per camera	64 Mbps per camera

➤ Industry Trend: Cloud/Edge Unification



➤ Industry Trend: AI Proliferation



AI Proliferation

Power efficient inference
along with traditional
software



Data Center



5G



Autonomous Driving



Security



Genomics



Video Analytics



Healthcare




Finance

➤ Industry Trend: Heterogeneous Compute

SINGLE CORE


1980-2000
2x/ 1.5y
process → Dennard scaling



Scaling from: Silicon process

MULTICORE


2000-2010
2x/ 3.5y
multithreading → Amdahl's law



Architecture-aware software

HETEROGENEOUS

2010-2020
2x/ 10y
density → Moore's law




ADAPTIVE HETEROGENEOUS




Software-aware architecture


➤ Speed of Innovation Outpaces Silicon Cycles




➤ Architecture Adaptability




ARCHITECTURE ADAPTABILITY



➤ Programmable OR Adaptable



➤ Why Not Programmable AND Adaptable?



➤ Deep Learning vs. Traditional Software



Deep Blue (traditional software)
beats Garry Kasparov

Complexity: 10^{120}

1997

2004

2009



IBM Watson becomes
Jeopardy champion!




Image
classification

2014

Classification
better than humans



AlphaGo beats
Lee Sedol

AlphaZero
chess champion!

ADAS

2019

Robo-taxis
(geofenced)



Fully
autonomous
vehicles

2024


➤ The Monster




FPGAs

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;
4
5 entity blinker_mod is
6     Port( clock1 : in STD_LOGIC;
7           ALLOUT : out STD_LOGIC_VECTOR (9 downto 0));
8 end blinker_mod;
9
10 architecture Behavioral of blinker_mod is
11     SIGNAL MainClk : STD_LOGIC := '0'; -- internal clock
12     SIGNAL MainCounter : UNSIGNED (16 DOWNT0 0); -- count range from 0 to 131071 (2^16)
13     SIGNAL RESET : STD_LOGIC := '0'; -- currently not used
14
15     type state_type is (ST0,ST1,ST2,ST3,ST4,ST5,ST6,ST7,ST8,ST9);
16     attribute ENUM_ENCODING: STRING;
17     attribute ENUM_ENCODING OF state_type: type is "0100000011 0100100011 0101100011 0000000011 0010000011 0000010011 0100010011 0100010011 0100010011 0100010011";
18     SIGNAL STATE: state_type := ST0; -- my type definition
19
20 begin
21
22     COUNT: PROCESS (RESET,MainClk)
23     BEGIN
24         IF (RESET = '1' or MainCounter >= "11010110110110000") THEN MainCounter <= (OTHERS => '0'); -- 110000 clock cycles
25         ELSIF (RISING_EDGE(MainClk)) THEN MainCounter <= MainCounter + 1;
26         END IF;
27     END PROCESS COUNT;
28
29
30     SLOW: PROCESS (MainClk)
31     BEGIN
32         -- pause for 1us ~ 20clk cycles with MAINCLK @ 20MHz
33         IF (MainCounter = "000000000000010100") THEN STATE <= ST1; -- @ 20 clk cycle TG transfer gate open
34         ELSIF (MainCounter = "000000000000010101") THEN STATE <= ST2; -- @ 21 clk cycle PG photo gate open
35         ELSIF (MainCounter = "000000000000011110") THEN STATE <= ST1; -- @ 30 clk cycle PG photo gate closed
36         ELSIF (MainCounter = "000000000000011111") THEN STATE <= ST3; -- @ 31 clk cycle TG tranfer gate closed
37         ELSIF (MainCounter = "00000000000100000") THEN STATE <= ST4; -- @ 32 clk cycle AG antiblooming gate open
38         ELSIF (MainCounter = "00000000000101111") THEN STATE <= ST3; -- @ 47 clk cycle AG antiblooming gate closed
39         END IF;
40     END PROCESS SLOW;
41
42     MainClk <= clock1;
43     with STATE select
44         ALLOUT <= "0100000011" WHEN ST0,
45                 "0100100011" WHEN ST1,
46                 "0101100011" WHEN ST2,
47                 "0000000011" WHEN ST3,
48                 "0010000011" WHEN ST4,
49                 "0000010011" WHEN ST5,
50                 "0100010011" WHEN ST6,
51                 "0100000010" WHEN ST7,
52                 "0100011101" WHEN ST8,
53                 "1100000011" WHEN ST9,
54                 "0100000011" WHEN OTHERS;
55 end Behavioral;
```


FPGAs



FPGAs



➤ The Solution



SoC

Single-Core

766MHz
Artix-7 FPGA Fabric

Dual-Core


800MHz
Artix-7 FPGA Fabric

Dual Core

1GHz
Kintex-7 FPGA Fabric

Application Processor

arm Cortex-A9
• Single or Dual Core
• Up to 1GHz



High BW Memory

- L1/L2 Cache, OCM
- DDR2/3, LPDDR2 w/ECC

FPGA Fabric

- 7 Series FPGA Fabric
- Custom Engines

Integrated Peripherals

- USB, GigE, CAN
- UART, SDIO, I2C, SPI

Tightly Coupled Interconnects

- 3000+ interconnects
- Up to 100Gb/s Bandwidth

Integrated Analog

- Temp & Power Monitor
- 12-bit 1MSPS ADC

Mais periféricos?

Drag & Drop 100's de IP & Peripherals

IP Catalog

Partner IP

Automotive & Industrial

CAN

...

Embedded

Networking

Video & Image Processing

Digital Signal Processing



*Drag, Drop,
and Customize*




- ✓ Expand Interfaces and Features
- ✓ Adopt New Protocols
(e.g., EtherCAT, TSN, ...)
- ✓ Develop a “**Future-Proof**” project that evolves with market trends




Application Example: Smart Camera



➤ Architecture for Smart Camera



➤ Adaptive Architecture for Smart Camera



Vitis: Unified Software Platform

Domain-specific
development
environment

Vitis accelerated
libraries

Vitis core
development kit

Coming soon...

TensorFlow

Vitis AI

 FFmpeg

Vitis Video

Partners
Genomics,
Data Analytics,
And more

OpenCV
Library

BLAS
Library

Finance
Library

Compilers

Analyzers


Debuggers

Xilinx runtime libraries (XRT)

Vitis target platform




➤ Putting it All Together



VITIS AI Model Zoo




- ✓ Open for all users
- ✓ Leveraging mainstream frameworks and networks
- ✓ Deployable and re-trainable






Application	Module
Face	Face detection
	Landmark Localization
	Face recognition
	Face attributes recognition
Pedestrian	Pedestrian Detection
	Pose Estimation
	Person Re-identification
Video Analytics	Object detection
	Pedestrian Attributes Recognition
	Car Attributes Recognition
	Car Logo Detection
	Car Logo Recognition
	License Plate Detection
	License Plate Recognition
ADAS/AD	Object Detection
	3D Car Detection
	Lane Detection
	Traffic Sign Detection
	Semantic Segmentation
	Drivable Space Detection

➤ Single-chip Deployment of Multiple Models



- ✓ Multi-task
- ✓ Multi-model
- ✓ Multi-framework
- ✓ Cascaded inference
- ✓ One or more DPU instances
- ✓ Custom layer types
- ✓ Graph segmentation
- ✓ One bitstream supports many CNNs


➤ Edge Deployment of Custom Models



➤ Extensive Open Source Libraries

400+ functions across 8 libraries

Open source, performance-optimized out-of-the-box acceleration



Vitis BLAS Library **25 functions**

Vitis Solver Library **12**

Vitis Security Library **99**

Vitis Vision Library **114**

Vitis Data Compression Library **25**


Vitis Quantitative Finance Library **55**

Vitis Database Library **36**

Vitis AI Library **37 Models**

Committed to Open Source





- | User Since 2001
- | Contributor Since 2007
- | Now Core to Xilinx Strategy



AI Developer Hub


Edge AI Evaluation Boards

Product	Documentation	Image Download	DNNDK Version	File Size	MD5 Checksum
ZCU102 Kit	ZCU102 User Guide (UG1182)	petalinux-user-image-zcu102-zynqmp-sd-20190802.img.gz	V3.1	311 MB	1d67b1380ffef0da18d923deb92b5f6b
		xilinx-zcu102-prod-dpu1.4-2018.3-desktop-buster-2019-04-24.img.zip	v3.0	657 MB	d49eab4d293d8d1af40fcc369e1c4f53
		2018-12-04-zcu102-desktop-stretch.img.zip	v2.08	571 MB	d0d5faf8ece80b96f5591d09756d5a5d
ZCU104 Kit	ZCU104 User Guide (UG1267)	petalinux-user-image-zcu104-zynqmp-sd-20190802.img.gz	V3.1	311 MB	a238b286651fbb308cec923664980b34
		xilinx-zcu104-prod-dpu1.4-desktop-buster-2019-04-23.img.zip	v3.0	655 MB	503661dd1ee4549a562775034b95d0c8
		2018-12-04-zcu104-desktop-stretch.img.zip	v2.08	571 MB	ada2420c4afbd89efdeea741e0917e26
Avnet Ultra 96	Ultra 96 User Guide	petalinux-user-image-ultra96-zynqmp-sd-20190802.img.gz	v3.1	537 MB	aee8464d0fd52776567f28a221c80c71
		xilinx-ultra96-prod-dpu1.4-desktop-buster-2019-05-31.img.zip	v3.0	576 MB	c9c6a5f5a772077abc8ffde6ea8f3db
		xilinx-ultra96-desktop-stretch-2018-12-10.img.zip	v2.08	566 MB	c5d2422063213b4bc4c18a3223c6adc8
Avnet Zedboard	Zedboard User Guide	xilinx-zedboard-dnndk3.1-image-20190812.zip	v3.1	315 MB	36706f19ec949ad964f6ab328f874e88



➤ What about Rhinos?



In the last decade 8,889 African Rhinos have been lost to poaching



Source: <https://www.savetherhino.org/rhino-info/poaching-stats/>

More than 900 Rhinos are still being poached each year

Kutleng Engineering Technologies - SmartCAM



➤ FPGAs - Brave New World



MATLAB®
& SIMULINK®



OpenCL



PYNQ™



96Boards.org

yocto
PROJECT

VHDL
Very High Speed Integrated Circuit
Hardware Description Language

VERILOG

FFMPEG



gstreamer



Caffe



➤ Building the Adaptable, Intelligent World